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NASA GRC’s internal research effort  has been to focus on durable 
integrated circuits at 500 °C for > 1000 hrs.
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Past work with single layer of interconnect
• Differential amplifier made in 
6H-SiC operated 6519 hours 
at 500 °C in air ambient.
• Complexity limited.  Only 2 
transistors and 3 resistors.
• JFET approach good for 
minimizing gate leakage and 
durability at 500 °C.
30µm
Phys. Status Solidi A 206, No. 10, 2329–2345 (2009)
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8.1 vs past work - Two level interconnect
Processing enhancements for conformal processing on topology.
• Proximity sputtering of TaSi2 (21mm target to substrate spacing).
• LPCVD tetraethyl orthosilicate (TEOS) deposited 720 °C.
• Design rules for thick dielectrics and metal traces.
Enables crisscrossing traces and on chip capacitors.         Now 4H not 6H
Materials Science Forum. 858, pp. 908-912 (2016)
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8.1 vs 9.2
• “Gate notching” present in 8.1 JFETs were eliminated for 9.2 JFETs.
• Heavily-implanted SiC contact regions were formed using P
implantation for 9.2 chips instead of N implantation used for 8.1 chips.
• SiC contact for 9.2 chips was implemented using a 50 nm sputtered Hf
layer instead of the 50 nm sputtered Ti layer used for 8.1 chips.
• The 9.2 added a 67 nm Si3N4 layer in top dielectric.
• Extensive laboratory improvements to mitigate Na contamination 
were implemented for 9.2 wafer processing. 
IEEE Electron Device Letters. (2016)
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New high-T packaging  (32 pins) 
See Dr. Liangyu Chen’s talk at HiTEC for more.
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Wafer 9.2 IC Functional Yield at 25 °C
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Measured 12µm/6µm JFET (a) ID vs. VD and (b) ID vs.
VG at 0, 96, and 3096 hours of packaged 500 °C testing
with VS = -15V. This JFET was from a chip r = 23 mm
from the wafer center.
9.2 JFET Characteristics at 500 °C vs. Time
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Selected process test device parameters for the 3615
hours at 500 °C, plotted normalized to each parameter’s
value 96 hours into the test (96 hour values shown in
parenthesis).
9.2 Device Parameters at 500 °C vs. Time
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(a) Before packaging optical image. (b) After oven test image of the same
TLM. Only contact 4 shows electrical failure as can be seen in the plot of R12,
R23, and R34 in (c). A crack in the dielectrics that allowed for the oxidation of
the TaSi2 which causes discoloration can be seen in both (b) and (d).
TLM
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Measured 500 °C (a) MF NOT gate VOUT vs. VIN transfer
characteristics at selected test times, and (b) VOH and VOL
for all oven-tested logic gates vs. 500 °C test time.
Logic Devices at 500 °C vs. Time
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(a) Ring oscillator frequency and (b) ring oscillator amplitude vs. 500 °C
testing time for all high temperature packaged oscillators, normalized to each
oscillator’s frequency 96 hours into the 500 °C test (shown in parenthesis).
Ring
Oscillators
at 500 °C
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(Above) Schematic diagram of diff-amp and
level shifters.
(Right) Optical image of diff-amp and level 
shifter.  JFETs are highlighted in green. 
Amplifiers
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Measured differential small-signal voltage gain vs. 500 °C 
amplifier testing time.
9.2 Amplifiers at 500 °C vs. Time
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Optical image of packaged
device with room light
illumination.
Optical image at 650 °C of
packaged device with a
large JFET under forward
bias of the gate-channel
junction resulting in blue
light emission. Three ring
oscillators and a MF NOT
are also operating while the
image is taken.
650 °C Test
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Conclusion
• This work has initially demonstrated two-level interconnect 
digital and analog integrated circuits consistently operating 
past 1000 hours at 500 °C with better than 80% yield. 
• These results significantly advance prospects for realizing 
complex and 500 °C durable ICs for sensing and control circuits 
in combustion engine, planetary, deep-well drilling, and other 
extreme-environment applications.
• While further failure analysis studies are needed, the basic 
dielectric cracking followed by metal oxidation failure 
mechanism could be responsible for the majority of long-term 
500 °C circuit failures for chips from this wafer.
• Continued temperature testing/analysis, degradation/failure 
analysis, and further up-scaling of IC transistor counts are 
planned.
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Integrated circuits in fabrication
Circuit Inputs Outputs
Transistors, 
 I/O Pads
Comments
4-Bit A/D
Analog voltage signal, 
optional external clock, 
output type select
4 bit parallel digital latch, 
pulse width modulated (PWM)
203 JFETs, 
23 I/Os 
Internal ring-oscillator 
clock circuit
4X4 Bit Static 
RAM
Read, Write, Data Lines, 
Address Lines
4 bit parallel digital latch, 
pulse width modulated (PWM)
220 JFETs, 
30 I/Os
Address decoder, 
sense amplifiers
Source 
Separation 
Sensor Signal 
Transmitter
Capacitive sensor 
Frequency modulated with 
address code
301 JFETs, 
20 I/Os
Each sensor signal is 
tagged with unique 
address code
Ring Oscillators Capacitive sensors
Frequency modulated signals 
(up to 500 MHz)
10-12 
JFETs, 6 
I/Os
On-chip large 
transistors for power 
amplification 
Binary Amplitude 
Modulation RF 
Transmitter
Low power binary signal
High-Power RF signal to 
antenna
Could connect with 
PWM from A/D
Op Amp, 2-Stage Differential
Voltage gains to 50 w/ on-
chip resistors
10 JFETs
For piezoelectric SiC 
pressure sensors
4-Bit D/A 4 digital 1 analog 20 JFETs
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Process with two levels of metal 
interconnect
• Gate NA > 2 x 10
20 cm-3
at 0.17µm thick
• n-channel 1 x 1017 cm-3
at ~0.5 µm thick
• Lower p material 
< 3 x 1015 cm-3
at ~6-8 µm thick.
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Process with two levels of metal 
interconnect
• Ti/Ni etch mask for 
gate.
• Self align nitrogen 
implant of dose 7.0 x 
1012cm-2 at 70 KeV. 
Processing and Characterization of Thousand-Hour 500 °C Durable 4H-SiC JFET Integrated Circuits 22
Process with two levels of metal 
interconnect
• Ti/Ni mask use to define 
resistors and channels.
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Process with two levels of metal 
interconnect
• Si mask was used for 
box implant of 1.6 x 
1015 cm-2 while heated 
to 873 K.
• Capped and annealed at 
1633 K for 4 hours in N2.
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Process with two levels of metal 
interconnect
• Thermal and deposited 
oxide.
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Process with two levels of metal 
interconnect
• Dry and wet etch of            
via 1.
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Process with two levels of metal 
interconnect
• Bake out and sputter 
deposition of metal 1.
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Process with two levels of metal 
interconnect
• Dry etch of metal 1.
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Process with two levels of metal 
interconnect
• Deposited oxide 2.
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Process with two levels of metal 
interconnect
• Dry etch of via 2.
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Process with two levels of metal 
interconnect
• Bake out and sputter 
deposit of metal 2.
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Process with two levels of metal 
interconnect
• Dry etch metal 2.
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Process with two levels of metal 
interconnect
• Deposit oxide 3.
• Dry and wet etch of     
via 3 (not shown and 
only used for bond 
pads). 
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Process with two levels of metal 
interconnect
• Bake out and deposit of 
metal 3
Processing and Characterization of Thousand-Hour 500 °C Durable 4H-SiC JFET Integrated Circuits 34
Process with two levels of metal 
interconnect
• Dry etch of metal 3.
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0.8 µm TaSi2 Metal 1Metal 1
0.8 µm TaSi2 Metal 2
1 µm SiO2 1
1 µm SiO2 2
1 µm SiO2 3
1 µm SiO2 4
67 nm Si3N4
~ 0.4 µm 1 x 1017 cm-3
p+ Gate > 1020 cm-3
6-8 µm p-type < 5 x 1015 cm-3 on p-type 4H-SiC substrate
50 nm Hf + 0.2 µm TaSi2 + Metal 1
Phosphorous Contact
Implant 2.86 x 1015 cm-2
4H-SiC n-mesa
Nitrogen Self-Aligned
Implant 6 x 1012 cm-2
